



U8, JP5, JP6,  
JP7, JP8  
not installed




Title <b>EL5 / Main / LVDS</b>		
Size Custom<Doc>	Document Number	Rev 1
Date: Tuesday, December 17, 2019	Sheet 1	of 13




REx[7..0] <----> BEx[7..0] by mistake.  
 BUS changed in Altera...

ROx[7..0] <----> BOx[7..0] by mistake.  
 BUS changed in Altera...



Title		
EL5 / Main / DVI		
Size	Document Number	Rev
Custom<Doc>		1
Date:	Tuesday, December 17, 2019	Sheet 2 of 13













U54-1pin should be tied to Vcc.


4.7k added in parallel to R345

37.125MHz


37.125MHz

Title			EL5 / Main / Altera		
Size	Document Number		Rev	1	
Date:	Tuesday, December 17, 2019	Sheet	3	of	13







4b=ID0, 4c=ID1, 4d=ID2










4b=ID0, 4c=ID1, 4d=ID2













Title		
EL5 / Main / CN2b		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Tuesday, December 17, 2019	Sheet 8 of 13












eF\_REQ\_N should not be pulled down.  
Cut RN10-9pin connection.







Title		
EL5 / Main / EL Power		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Tuesday, December 17, 2019	Sheet 10 of 13

HVDD  
 HVSS  
 VVDD  
 VVSS  
 SC



Title		
EL5 / Main / EL_CN		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Tuesday, December 17, 2019	Sheet 11 of 13



U35 ... U43, U53  
HEAT SINK :  
PR2016-25-PB

Title		
EL5 / Main / Power		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Tuesday, December 17, 2019	Sheet 12 of 13

